A given processor has a series of cache steps in order to speed up operations on data by moving them progressively closer to the arithmetic units and registers.

graph TD;
	A(RAM)
	B(Level 3 Cache)
	C(Level 2 Cache)
	D(Level 1 Cache)
	E(CPU)
	A --> B
	B --> C
	C --> D
	D --> E